Introduction
Monolithic microwave integrated circuits (MMIC) based on gallium nitride (GaN) high electron mobility transistors (HEMT) have the advantage of providing broadband power performance (Milligan et al., 2007) . The high breakdown voltage and high current density of GaN devices provide higher power density than the traditional technology based on GaAs. This allows the use of smaller devices for the same output power, and since impedance is higher for smaller devices, broadband matching becomes easier. In this chapter, we summarise the design procedure of broadband MMIC high power amplifiers (HPA) . Although the strategy is quite similar for most semiconductors used in HPAs, some special considerations, as well as, experimental results will be focused on GaN technology. Apart from design considerations to achieve the desired RF response, it is essential to analyse the stability of the designed HPA to guarantee that no oscillation phenomena arises. In first place, the transistors are analysed using Rollet's linear K factor. Next, it is also critical to perform nonlinear parametric and odd stability studies under high power excitation. The strategy adopted for this analysis is based on pole-zero identification of the frequency response obtained at critical nodes of the final circuit (Barquinero et al., 2007) . Finally, to avoid irreversible device degradation, thermal simulations are required to accurately predict the highest channel temperature and thermal coupling between transistors.
AlGaN/GaN HEMT Technology
First of all, MMIC GaN technology has to be evaluated. High power GaN devices operate at high temperature and high-dissipated power due to the high power density of performance. Therefore, the use of substrates with high thermal conductivity like the silicon carbide (SiC) is preferred. GaN technological process is still immature and complex. However, gate lithography resolution lower than 0.2 μm and AlGaN/GaN epi-structures on 100-mm SiC substrates are already available (Milligan et al., 2007 The model of a HEMT that shows the small-signal parameters and the 2DEG channel is depicted in Fig. 2 . Source and drain ohmic contact, as well as Schottky gate can be observed. The gate voltage (V gs ) controls the current (I ds ) that flows between the source and the drain. When V gs reaches pinch-off voltage the electrons below the gate are depleted and no current can flow from drain to source. Since AlGaN/GaN HEMTs for HPA applications work under high power conditions, nonlinear models have to be used to simulate the transistor performance. The success of the design depends on the precision of the model fitting. A widely used approach is based on Angelov analytical expressions (Angelov et al., 1992) . The model parameters are extracted from load pull, S-parameters, and pulse IV measurements. For instance, the nonlinear current source is characterized fitting DC and pulsed IV-measurements. The voltage controlled gate-source and gate-drain capacitance functions (C gs and C gd ) are determined from bias dependent hot-FET S-parameter measurements. Finally, the parasitic elements of the HEMT model are extracted with cold-FET S-parameters measured from pinch-off to open channel bias conditions. The high temperature performance of GaN-HPAs demands the use of electro-thermal models (Nuttinck et al., 2003) . Otherwise, power estimation will be too optimistic in CW operation. The design methodology evaluated in this chapter is based on the experience reported by the design of several 2-6 GHz HPAs. The active devices used are 1-mm gate-periphery HEMTs fabricated using AlGaN/GaN heterostructures and gate length (L g ) technology of 0.5 μm from Selex Sistemi Integrati S.p.A foundry (Costrini et al., 2008) within Korrigan project (Gauthier et al., 2005) . The HEMT cells consist of 10 fingers, each with a unit gate width (Wg) of 100 μm. The maximum measured oscillation frequency (f max ) of these transistors is about 39 GHz. A considerable dispersion between wafers is still observed because of GaN technology immaturity. Table 1 shows the main characteristics (device maximum current I dss , pinch-off voltage V p , breakdown voltage V bgd , C gs , sheet resistance R s and contact resistance R c ) of two wafers fabricated for the 2-6 GHz HPAs (wafer 1 and 2) and the wafer used for extracting the nonlinear electrical models (wafer 0) for the 1 st -run designs. From the results in Table 1 , an important deviation between the model and the measurements is expected. For instance, Cgs mismatch will produce a poor S11 fitting. 
Design
The design process of a broadband HPA is described in this section. Special attention should be paid on broadband matching network synthesis and device stability.
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Amplifiers Topology
The first step in an HPA design is to choose the most appropriated topology to fulfil design specifications. Single or multi-stage topology will be used depending on the gain target. In order to achieve high output power, several devices must be combined in parallel. The classical combination topologies are the balanced and the corporative HPA. Balanced structures are made with λ/4-lines, which become quite large in designs below X-band. Furthermore, multi-stage approach for broadband design will enlarge the circuit even more. On the other hand, the corporate topology based on two-way splitters seems to be a more versatile solution for broadband designs. It can be designed with compact lumped broadband filters in frequencies below X-band while transmission lines can be used at higher frequencies. The two-stage corporative topology, such as the one in Fig. 3 , is widely used to design HPAs, because it offers a good compromise between gain and power. Note that the first stage consists of two unit cells which drive the output stage, composed of four equal cells. This power amplifier has three matching networks: input-, inter-, and output-stage. The labels displayed in Fig. 3 represent the loss of each matching network (L i ), the number of combined cells (N i ), the power added efficiency (PAE i ), the gain (G i ), and the output power (P i ) at the i th -stage. Output stage loss, L 3 , is critical to the HPA output power (P out =N· P HEMT · L 3 ). Besides, network loss has to be minimised mainly in the output network, because it is essential to maximise power added efficiency (PAE total ). Equation (1) is used to calculate PAE total of a corporative topology with 2 n transistors at the output stage. The representation of equation (1) in Fig. 4 confirms the higher influence of L 3 in PAE total .
www.intechopen.com High efficiency operation is especially important for power devices, because thermal issues can degrade the amplifier performance. Dissipated power (P dis ) is inversely proportional to the HPA efficiency, see equation (2).
P dis and temperature increase (∆T) are related in equation (3) through the thermal resistance (R th ). This parameter gives an idea of the thermal flow through a material or a stack of materials from a hot spot to another observation point. Therefore, R th depends on the thermal conductivity of the materials and the final HPA set-up.
Unit transistor cell
The unit transistor cell size selection is based on a compromise between gain and power, because large devices have higher power, but lower gain (Walker, 1993) . Moreover, input and output impedances decrease for larger devices, making the design of broadband matching networks difficult. The lack of power of small devices can be solved by combining several devices in parallel. It is worth noting that the complexity of the design increases with the number of cells to be combined. Once the transistor size is selected, the available unit cells have to be evaluated at different bias operating conditions (Snider, 1967) . The optimum operation class of a power amplifier depends on the linearity, efficiency or complexity of the design specifications. In the conventional operation classes, A, B, AB and C, the transistor works like a voltage controlled current source. On the contrary, there are some other classes, such as D, E and F, where amplifier efficiency improves by working like a switch. In the diagram of The maximum drain efficiency (η=P out /P dc ) and the maximum output power of a transistor versus the conduction angle can be calculated under ideal conditions, as shown in Fig. 6 , where the knee voltage (V k ) is assumed to be 0 V and RF compression is not considered. This representation shows that drain efficiency is inversely proportional to Ф, and that output power is almost constant between class AB and class A. Class-AB operation quiescent point at 30%I max provides simultaneously maximum power and a considerable high drain efficiency, therefore this seems to be an optimum bias point. Given an operation class, the RF power drive determines the actual drain efficiency. Efficiency and linearity are opposite qualities. Therefore, a compromise has to be assumed depending on the HPA design application.
Unit cell stabilization
An in-depth analysis of the stability is necessary to guarantee that no oscillation phenomena arise. Firstly, the transistors are analysed using the classical approach for linear stability based on the Rollet's (Rollet, 1962) formulas over a wide frequency band. This theorem stands that the transistor is unconditionally stable if the real part of the impedance at one port is positive (Re(Z ii ) > 0) for any real impedance at the opposite port. The Rollet's K factor as a function of the two-port network inmitance parameters (γii=Zii =Yii) is the following:
The easiest way to increase K to achieve K>1 is increasing the input impedance of the transistor. This can be done by adding a frequency dependent resistance (R stab ) at the transistor input port: Z ' 11 =Z 11 +R stab . Stability can also be improved with a resistor at the transistor output, but this would reduce the maximum output power. The series stabilization resistance can be calculated from equation (5).
Another useful way to write R stab is as a function of the small-signal parameters of the transistor:
Parallel RC networks in series with the transistor gate make it possible to synthesize R stab in a wide frequency band, see Fig. 7 . As an example, we take an unstable transistor (K<1) at frequencies under 12.5 GHz. The ideal stabilization resistance to make this transistor unconditionally stable (with K=1.2) at any frequency is plotted in Fig. 8 (left) . In the same plot, the R stab traces obtained with two different RC networks have been included. The new K factor (K new ) recalculated taking into account the cascade of the series RC networks and the transistors are represented in Fig. 8  (right) . RC networks cannot be used to stabilize a transistor at low frequencies because the resulting resistor becomes too large or the capacitor too small to be feasible in MMIC technology. Therefore, off-chip stabilization networks are sometimes required to avoid the use of big components in the chip. Another solution is to add a parallel resistor (R p ) in the internal stabilization network. This resistor can be included in the gate bias path (L b ) as depicted in Fig. 9 . L b should be chosen high enough to have no influence in the frequency band of the design. Fig. 9 . Combination of a parallel RC networks in series with the transistor and a parallel resistor in the bias path to achieve unconditional stability at any frequency.
In Fig. 10 it is shown the comparison between K new calculated with the series RC network of Fig. 7 and the network of Fig. 9 that combines a series and a parallel resistor. The last solution makes the transistor unconditionally stable even at low frequencies.
www.intechopen.com As Fig. 8 shows, the stabilization networks introduce dissipative loss decreasing with frequency, what also contributes to compensate the device gain slope. The maximum available gain (MAG) after stabilization is obtained as:
The comparison between the original MAG of the transistor and the MAG obtained with the proposed stabilization networks is shown in Fig. 11 . RC networks are also used to prevent parametric and out-of-band oscillations (Teeter et al., 1999) .
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Networks synthesis
The HPA matching networks (input-, inter-, and output-stage) are synthesized from filter theory and implemented with both lumped elements and transmission lines. These networks are designed to provide optimum impedances at the transistor output and conjugated matching at its input, as well as, matching the HPA input and output to 50 Ω. Stabilization networks and DC bias networks have to be included and considered in the synthesis process. Two different strategies can be followed in the HPA design as indicated in the diagram in Fig. 12 ; in the first solution, the transistor and the gain equalization network are considered a single block and the matching networks have to be designed with a flat frequency response. This approach is easily adopted when the stabilization network introduces frequency dependent loss. In the second solution, gain compensation is performed by the inter-stage matching network. The following steps describe the HPA design process:  Firstly, the transistor optimum loads for maximum power (Z 2opt ) are calculated using load-pull techniques. The most precise method to obtain the optimum loads is by means of load-pull measurements. However, load-pull measurement equipment is expensive and, the measurement process could be tedious and long for broadband design, because many load measurements are required. If nonlinear models of the transistor are available, load-pull simulation could be done in CAD simulators. The accuracy of this option depends on the precision of the nonlinear models. When only the transistor lineal-model and the IV-curves are available, the load-pull contours have to be estimated by the Cripps method (Cripps, 1983) .  Next, the output-stage network has to be designed. This network transforms Z 2opt to the 50 Ω impedance of the HPA output-port and combines the power of the 2 nd -stage transistors. The drain DC-bias is included in this network and it is done through a parallel inductance of a value calculated to provide the imaginary part of Z 2opt at the design centre frequency. Network loss (L 3 ) must be minimised, mainly in this outputstage because it is critical to maximise power and PAE.
 Later, the inter-stage network loads are calculated; firstly, the input impedance of the second-stage transistors loaded with the output-stage network (Z 2in ); secondly, the optimum loads for maximum gain at the first-stage transistors (Z 1opt ). It is important to calculate the impedances at the expected high power working conditions.  Then, the inter-stage network is designed to synthesize the optimum loads for the firststage (Z 1opt ) and to match the second-stage input (Z 2in ). The design complexity of this network is higher because two complex impedances have to be matched over a broad frequency bandwidth. Moreover, if it is required, the transistor gain roll-off should be compensated by frequency dependent losses in this network (L 2 ). This can be done with a RC network, as it was described in section 3.3. First-stage drain DC-bias is also done through a parallel inductance that provides the imaginary part of Z 1opt at the design centre frequency.  Finally, the input-stage network is designed to match the HPA-input of 50 Ω to the firststage transistors input (Z 1in ). In this case, the input impedance of the transistors is also calculated loading them with the inter-and output-stage networks. The matching networks can be designed as two-port networks. Anyhow, it is worth noting that the input impedance has to be scaled by the number of transistors to be combined (N). Then, the network can be transformed into a (N+1)-port network. The transformation is done by dividing the two-port network in different sections and scaling them depending on the branching level in the power combination (or division) network. Fig. 13 shows a diagram where the transformation process is schematized. 
Global stability analysis
Multistage HPAs are prone to parametric oscillations that are function of the input-power drive. The origin of these instabilities is the nonlinear capacitance of the transistor input impedance, which varies with the input-drive. Odd-mode oscillations are also frequent due to the presence of multiple active elements and the circuit symmetry. Subharmonic oscillations at f in /2, where f in is the input signal frequency, are very common in transistors due to the nonlinear capacitance nature. However, spurious oscillations at non-harmonically related frequency f a are also observed. Two-port network techniques cannot be applied for HPA stability analysis due to the existence of multiple feedback loops. The standard harmonic-balance (HB) simulators used for HPA design do not include tools for high-power stability analysis either. Fortunately, there are several techniques that perform a nonlinear stability study based on the circuit linearization around the large-signal steady state obtained with HB. The method proposed by Mons (Mons et al., 1999 ) is rigorous and complete, but it requires the verification of the Nyquist stability criteria for every nonlinear element, what becomes tedious in complex circuits. From the design process point of view, faster stability analysis is preferred. Therefore, it is proposed a technique based on the insertion of an external small-signal perturbation in a circuit node. This way, it is possible to obtain the closed-loop transfer function provided by the impedance calculated at the observation node in a certain frequency range. Pole-zero identification of the resultant transfer function is used to verify the stability of the circuit (Jugo et al., 2003) . This study can be done in both small-signal and large-signal conditions. Different observation nodes must be considered to ensure the detection of masked instabilities, because of pole-zero cancellation in certain nodes. At least, an analysis per each HPA stage is required. Parametric simulations at different working conditions are advisable to see the evolution of critical poles. If any complex conjugated poles cross to the right half plane an oscillation is detected. In circuits with N active devices, N modes of performance coexist. There are N-1 odd-modes and one even-mode simultaneously. For instance, in the second-stage of the HPA in Fig. 3 , three odd-modes and one even-mode coexist. However, due to the symmetry, two oddmodes are equivalent, so only the odd-modes [+ -+ -] and [+ + --], and the even-mode [+ + + +] have to be studied. Using different perturbation configurations, the stability of each mode can be determined by means of the pole-identification technique. Instead of a single perturbation generator, one generator at the input of each transistor is introduced and the phase of the perturbation signals is shifted 180º depending on the excitation mode (Anakabe et al. 2005 ). In Once an oscillation is found, the instability margin has to be determined through a parametric study about the critical operation conditions. Frequency and power of the input signal, as well as the HPA DC-bias (V ds and V gs ) are common parameters that affect stability. The evolution with frequency and V ds of the poles at f in /2 corresponding to the frequency response in Fig. 14 are represented in Fig. 15 . The HPA is unstable between 3.97 GHz and 4.03 GHz at V ds = 26 V. Fig. 15 . Evolution of the poles at f in /2 versus V ds (left) and f in (right). The HPA initial operation conditions are P in =19dBm, f in =4GHz, V ds =25V and V gs =-4.2V
Once the stability nature has been determined, the HPA circuit has to be corrected to avoid oscillations that may invalidate the design. Usually, the instability is cancelled using notch filters (like RC networks (Teeter et al., 1999) ) at the oscillation frequency or resistors to add loss in the oscillation feedback loop. For instance, resistors between the transistors (R o ) can be added to prevent odd-mode oscillations, see Fig. 16 . 
Thermal characterization
Thermal characterization with different techniques is of crucial interest in GaN-HPAs, because it is still necessary to analyse the influence of the high power dissipated in this leading technology (Nuttinck et al., 2003) . Thermal resistances, R th , at different working conditions can be calculated with commercial software like COMSOL Multiphysics (FEMLAB) or Ansys. The simulations can be performed for the unit transistor cell to obtain the maximum channel temperature (T chann ), or for the final HPA to characterize the thermal coupling between the transistors. Fig. 17 shows the thermal resistance of a unit transistor cell of 1mm, and the results for an HPA with 8x1mm transistors at the output-stage. The simulation has been performed in ideal conditions and taking into account the real mounting fixture of the device on a cooper carrier. Fig. 17 . Comparison between the simulated thermal resistance of a 1mm-transistor and of an HPA with 8x1mm transistors at the output-stage, in ideal and real mounting conditions. R th in the range of 13.5 ºC/W has been obtained at 6W dissipated power (P dis ) for the ideal mounting of the 1mm-transistor. From these calculations, an estimated gradient (ΔT) around 81ºC is expected between the channel and the backside temperature. However, the real assembly increases R th to 32 ºC/W, which means a temperature gradient of 192 ºC. Thus, we see that a test fixture mounted on a cooling platform is necessary in order to provide the amplifier with a proper heat dissipation system.
Broadband HPA examples
Two fully monolithic broadband HPAs with an output-stage active periphery of 4 mm and 8 mm are presented in the photos of Fig. 18 . They have been fabricated at Selex Sistemi Integrati S.p.A. Fig. 18 . Photograph of the 4 mm (left) and 8 mm (right) HPAs. The chip size is 6.6x3.7 mm 2 and 6.6x 6.0 mm 2 , respectively.
Several MMIC HPAs were characterized in CW and pulsed conditions. All chips were tested at drain-source voltage, V ds , from 20 to 25 V and I d =30%Imax. 
Conclusion
This chapter makes a brief introduction of the GaN-HEMT technological process development. Based on this technology, it is established a design procedure for broadband high power amplifiers. The design is focused on the synthesis of the matching and stabilization networks of a two-stage amplifier. It is highlighted the need for nonlinear stability analysis to avoid parametric and odd-mode oscillation. Thermal characterization is also critical due to the high power dissipated in high power GaN devices. Finally, we present the analysis of results of two broadband HPA demonstrators.
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